

# Call for Papers

# **Special Session**

# **Multicore Systems: Design and Application**

# **SESSION CHAIRS:**

J. Sahuquillo, Univ. Politécnica de Valencia, Spain Anca M. Molnos, Delft U. of Technology, Netherlands

# SPECIAL SESSION PROGRAM SUBCOMMITTEE:

Pierfrancesco Foglia, Università di Pisa, Italy María E. Gómez, U. Politécnica de Valencia, Spain Kees Goossens, Eindhoven U. of Tech., Netherlands Ben Juurlink, Technische Universität Berlin, Germany David Kaeli, Northeastern University, USA Sonia Lopez, Rochester Inst. of Technology, USA Anca M. Molnos, Delft U. of Technology, Netherlands Orlando Moreira, ST-Ericsson, Netherlands Salvador Petit, U. Politécnica de Valencia, Spain Julio Sahuquillo, U. Politécnica de Valencia, Spain Rafael Ubal, Northeastern University, USA Ana Varbanescu, Delft U. of Tech., Netherlands Bart Vermeulen, NXP Semiconductors, Netherlands

# **CONTACT INFORMATION**

Julio Sahuquillo (jsahuqui@disca.upv.es) Department of Computer Engineering Universidad Politécnica de Valencia Camino de Vera, 14 46022 Valencia, Spain Phone: (34) 96 387 70 07 ext. 75720 Fax: (34) 96 387 75 79

Anca M. Molnos (a.m.molnos@tudelft.nl) Department of Computer Engineering Technical University of Delft Mekelweg 4, 2628CD Delft, The Netherlands

Phone: (31) 15 278 35 31 Fax: (31) 15 278 48 98

# SPECIAL SESSION ON MULTICORE SYSTEMS: DESIGN AND APPLICATIONS (MSDA)

The microprocessor industry moved to multicore systems, as an efficient alternative to reduce power consumption while improving the performance. These systems are dominating a wide spectrum of th microprocessor market, ranging from high-performance computers to embedded systems. Severa commercial products already implement more than ten cores in a single chip, and this number is expecte to rise in future microprocessor generations.

Although these systems can potentially provide significant performance benefits, in practice, exploiting th multicores' inherent resources represents an important challenge for researchers and engineers. In thi context, load balancing and scheduling policies are required to take advantage of the whole system Memory hierarchy concepts must be revisited to improve, among others, the efficiency of the last leve cache, the efficiency of replacement/placement algorithms, and NUCA cache performance. Interconnect must be simpler and faster than ever in order to reduce the latencies. Compilers must improve th efficiency of both sequential code and parallel code, taking into account proximity among cores.

#### SPECIAL SESSION SCOPE

This special session will provide a forum for engineers and scientist to address challenges, and present new ideas in the multicore field, as well as introduce emerging implementations, and tackle related issues with respect to improving system performance and reducing energy consumption for multicore systems, as a whole.

Authors are invited to submit high quality papers representing original work in (but not limited to) the following topics targeting multicore multithreaded processors:

- Multicore and multithreaded architectures: concepts, design, (FPGA) implementation, case studies.
- Scheduling and workload balancing.
- Multicore programming.
- Power-aware architectures and computing.
- Thermal and temperature aware architectures.
- Embedded multicore real-time systems.
- Memory hierarchy: last level cache management, placement/replacement algorithms, NUCA, and main memory.
- · Coherence protocols, scalability and power consumption.

#### SUBMISSION GUIDELINES

Prospective authors are encouraged to submit their manuscripts for review electronically through the following web page (<u>http://www.easychair.org/conferences/?conf=dsd2012</u>) or by sending the paper to the Session Chair via email (<u>jsahuqui@disca.upv.es</u>) only if an unexpected web access problem is encountered) before the deadline for submission.

Each manuscript should include the complete paper text, all illustrations, and references. The manuscript should conform to the required IEEE format: single-spaced, double column, A4/US letter page size, 10-point size Times Roman font, up to 8 pages. In order to conduct a blind review, no indication of the authors' names should appear in the submitted manuscript, references included.

The IEEE Conference Publishing Services (CPS), Conference Publishing Services, publishes the DSD Proceedings, which are available worldwide through the IEEE Xplore Digital Library. An extended version of the best papers will be published in a special issue of the ISI-indexed *"Microprocessors and Microsystems: Embedded Hardware Design"* journal, printed by Elsevier Ltd.

### **IMPORTANT DATES**

- Submission of papers: March 26th, 2012
- Notification of acceptance: May 7th, 2012
- •Camera ready papers: May 31st, 2012

### WEB LINKS

- DSD'12 web page: www.univ-valenciennes.fr/dsd2012/
- Euromicro web page: http://www.euromicro.org